Apple IIe I/O slot pinout

bus or interface

UNKNOWN connector
at the computer, looking at the apple from the front

Something Pin	Name	Direction	Description
1	GND
2	DMA IN
3	INT IN
4	/NMI	-?-
5	/IRQ	-?-
6	/RES	-?-
7	/INH	-?-
8	-12V	-?-
9	-5V	-?-
10	NC
11	7M	-?-
12	Q3	-?-
13	CLK1	-?-	Clock 1
14	USER 1	-?-
15	CLK0		Clock 0
16	/DEVSEL		low means port is active
17	D7		Data Lines
18	D6
19	D5
20	D4
21	D3
22	D2
23	D1
24	D0
25	+12V
26	+5V
27	DMA OUT
28	INT OUT
29	/DMA	-?-
30	RDY	-?-
31	/STROBE	-?-
32	NC
33	R/W		high:Reading Data+Add. low:Writing Data+Add.
34	A15		Address Lines
35	A14
36	A13
37	A12
38	A11
39	A10
40	A9
41	A8
42	A7
43	A6
44	A5
45	A4
46	A3
47	A2
48	A1
49	A0
50	I/O SEL	-?-

This information should be correct, but may be not. Please, help us to improve this document!
Is this document CORRECT or INCORRECT? Your opinion will be used to establish document status (showed at the bottom).

Pinouts.ru > Buses and slots connectors pinouts > Pinout of Apple IIe I/O slot and layout of connector	Document status:	unknown
Source(s) of this and additional information: The Apple Connection Book Contributor: Adam Guilmet	0 reports
Last updated at Fri Aug 19 2005. Submit additions or corrections for this document.	Is this document correct or incorrect? What is your opinion?

[Discuss at the forum] [Back to index] [SUBMIT new pinout]

This page contain parts under Copyright © 2000-2007 by pinouts.ru team.
No any portion of this webpage may be reproduced in any form without visible direct link to this page provided. Webmaster permission required in any other cases.
Efforts have been made to ensure this page is correct, but it is the responsibility of the user to verify the data is correct for their application.
6867 hits since August 13, 2005