Hardware pinouts information and cables schemes

CompactPCI bus pinout

bus or interface

bookmark this page

PCI=Peripheral Component Interconnect. CompactPCI is a version of PCI adapted for industrial and/or embedded applications.

7x47 pin (IEC917 and IEC1076-4-101) connector layout

7x47 pin (IEC917 and IEC1076-4-101) connector
at the backplane (is numbering correct?)



CompactPCI is an adaptation of the Peripheral Component Interconnect (PCI) Specification for industrial and/or embedded applications requiring a more robust mechanical form factor than desktop PCI. CompactPCI uses industry standard mechanical components and high-performance connector technologies to provide a system optimized for rugged applications.

cPCI is electrically identical to the PCI specification (except it uses the Euro (VME) card 3U/6U format with 2mm connectors), allowing low-cost PCI chipsets to be utilized in a mechanical form factor suited for rugged environments. The cPCI bus uses 8, 16, 32, or 64 bit transfers with up to 532MBps. The CompactPCI specification accommodates a methodology for live insertion and removal of adapters.

3U CompactPCI boards use a single 220 pin connector for all power, ground, and all 32 and 64 bit PCI signals. This connector is called J1. Twenty pins are reserved for future use. Backplanes use male (pin) connectors and plug-in boards use female (socket) connectors. Plug in boards that only perform 32 bit transfers can use a smaller 110 pin connector. 32 bit boards and 64 bit boards can be intermixed and plugged into a single 64 bit backplane.

6U boards have an additional 220 pin connector. This connector is intentionally undefined at this time. It is used for a variety of purposes. It can be used as a bridge to other buses like VME or ISA. These "hybrid" backplanes use CompactPCI for the processor and high speed peripheral section and one of these industrial buses for an I/O expansion section.

Overview:

A CompactPCI system is composed of up to eight CompactPCI card locations:

  • One System Slot
  • Up to seven Peripheral Slots

The connector has 7 columns with 47 rows. Normally the outside ground rows "Z" and "F" are not counted as pins. Pins are divided into groups:

  • Row 1-25: 32-bit PCI
  • Row 26-47: Additional pins for 64-bit PCI (System Slot boards must use it).
  • Row 26-28 and 40-42: Primarily implemented on System Slot boards.

Connector:

1GND5V-12VTRST#12V5VGND
2GNDTCK5VTMSDOTDIGND
3GNDINTA#INTB#INTC#5VINTD#GND
4GNDBRSVGNDV(I/O)INTPINTSGND
5GNDBRSVBRSVRSTGNDGNT#GND
6GNDREQ#GND3.3VCLKAD(31)GND
7GNDAD(30)AD(29)AD(28)GNDAD(27)GND
8GNDAD(26)GNDV(I/O)AD(25)AD(24)GND
9GNDC/BE(3)#IDSELAD(23)GNDAD(22)GND
10GNDAD(21)GND3.3VAD(20)AD(19)GND
11GNDAD(18)AS(17)AD(16)GNDC/BE(2)#GND
12KEYKEYKEYKEYKEYKEYKEY
13KEYKEYKEYKEYKEYKEYKEY
14KEYKEYKEYKEYKEYKEYKEY
15GND3.3VFRAME#IRDY#GNDTRDY#GND
16GNDDEVSEL#GNDV(I/O)STOP#LOCK#GND
17GND3.3VSDONESBO#GNDPERR#GND
18GNDSERR#GND3.3VPARC/BE(1)#GND
19GND3.3VAD(15)AD(14)GNDAD(13)GND
20GNDAD(12)GNDV(I/O)AD(11)AD(10)GND
21GND3.3VAD(9)AD(8)M66ENC/BE(0)#GND
22GNDAD(7)GND3.3VAD(6)AD(5)GND
23GND3.3VAD(4)AD(3)5VAD(2)GND
24GNDAD(1)5VV(I/O)AD(0)ACK64#GND
25GND5VREQ64#BRSV3.3V5VGND
26GNDCLK1GNDREQ1#GNT1#REQ2#GND
27GNDCLK2CLK3SYSEN#GNT2#REQ3#GND
28GNDCLK4GNDGNT3#REQ4#GNT4#GND
29GNDV(I/O)BRSVC/BE(7 )GNDC/BE(6)#GND
30GNDC/BE(5)#GNDV(I/O)C/BE(4)#PAR64GND
31GNDAD(63)AD(62)AD(61)GNDAD(60)GND
32GNDAD(59)GNDV(I/O)AD(58)AD(57)GND
33GNDAD(56)AD(55)AD(54)GNDAD(53)GND
34GNDAD(52)GNDV(I/O)AD(51)AD(50)GND
35GNDAD(49)AD(48)AD(47)GNDAD(46)GND
36GNDAD(45)GNDV(I/O)AD(44)AD(43)GND
37GNDAD(42)AD(41)AD(40)GNDAD(39)GND
38GNDAD(38)GNDV(I/O)AD(37)AD(36)GND
39GNDAD(35)AD(34)AD(33)GNDAD(32)GND
40GNDBRSVGNDFAL#REQ5#GNT5#GND
41GNDBRSVBRSVDEG#GNDBRSVGND
42GNDBRSVGNDPRST#REQ6#GNT6#GND
43GNDUSRUSRUSRUSRUSRGND
44GNDUSRUSRUSRUSRUSRGND
45GNDUSRUSRUSRUSRUSRGND
46GNDUSRUSRUSRUSRUSRGND
47GNDUSRUSRUSRUSRUSRGND
Z A B C D E F
Same with short descriptions:
Pin Name Description
Z1GNDGround
Z2GNDGround
Z3GNDGround
Z4GNDGround
Z5GNDGround
Z6GNDGround
Z7GNDGround
Z8GNDGround
Z9GNDGround
Z10GNDGround
Z11GNDGround
Z12KEYKeyed (no pin)
Z13KEYKeyed (no pin)
Z14KEYKeyed (no pin)
Z15GNDGround
Z16GNDGround
Z17GNDGround
Z18GNDGround
Z19GNDGround
Z20GNDGround
Z21GNDGround
Z22GNDGround
Z23GNDGround
Z24GNDGround
Z25GNDGround
Z26GNDGround
Z27GNDGround
Z28GNDGround
Z29GNDGround
Z30GNDGround
Z31GNDGround
Z32GNDGround
Z33GNDGround
Z34GNDGround
Z35GNDGround
Z36GNDGround
Z37GNDGround
Z38GNDGround
Z39GNDGround
Z40GNDGround
Z41GNDGround
Z42GNDGround
Z43GNDGround
Z44GNDGround
Z45GNDGround
Z46GNDGround
Z47GNDGround
A15V+5 VDC
A2TCKTest Clock
A3INTA#Interrupt A
A4BRSVBused Reserved (don"t use)
A5BRSVBused Reserved (don"t use)
A6REQ#Request PCI transfer
A7AD(30)Address/Data 30
A8AD(26)Address/Data 26
A9C/BE(3)#Command: Byte Enable
A10AD(21)Address/Data 21
A11AD(18)Address/Data 18
A12KEYKeyed (no pin)
A13KEYKeyed (no pin)
A14KEYKeyed (no pin)
A153.3V+3.3 VDC
A16DEVSEL#Device Select
A173.3V+3.3 VDC
A18SERR#System Error
A193.3V+3.3 VDC
A20AD(12)Address/Data 12
A213.3V+3.3 VDC
A22AD(7)Address/Data 7)
A233.3V+3.3 VDC
A24AD(1)Address/Data 1)
A255V+5 VDC
A26CLK1Clock ?? MHz
A27CLK2Clock ?? MHz
A28CLK4Clock ?? MHz
A29V(I/O)+3.3 VDC or +5 VDC
A30C/BE(5)#Command: Byte Enable
A31AD(63)Address/Data 63
A32AD(59)Address/Data 59
A33AD(56)Address/Data 56
A34AD(52)Address/Data 52
A35AD(49)Address/Data 49
A36AD(45)Address/Data 45
A37AD(42)Address/Data 42
A38AD(38)Address/Data 38
A39AD(35)Address/Data 35
A40BRSVBused Reserved (don"t use)
A41BRSVBused Reserved (don"t use)
A42BRSVBused Reserved (don"t use)
A43USRUser Defined
A44USRUser Defined
A45USRUser Defined
A46USRUser Defined
A47USRUser Defined
B1-12V-12 VDC
B25V+5 VDC
B3INTB#Interrupt B
B4GNDGround
B5BRSVBused Reserved (don"t use)
B6GNDGround
B7AD(29)Address/Data 29
B8GNDGround
B9IDSELInitialization Device Select
B10GNDGround
B11AD(17)Address/Data 17
B12KEYKeyed (no pin)
B13KEYKeyed (no pin)
B14KEYKeyed (no pin)
B15FRAME#Address or Data phase
B16GNDGround
B17SDONESnoop Done
B18GNDGround
B19AD(15)Address/Data 15
B20GNDGround
B21AD(9)Address/Data 9)
B22GNDGround
B23AD(4)Address/Data 4)
B245V+5 VDC
B25REQ64#
B26GNDGround
B27CLK3Clock ?? MHz
B28GNDGround
B29BRSVBused Reserved (don"t use)
B30GNDGround
B31AD(62)Address/Data 62
B32GNDGround
B33AD(55)Address/Data 55
B34GNDGround
B35AD(48)Address/Data 48
B36GNDGround
B37AD(41)Address/Data 41
B38GNDGround
B39AD(34)Address/Data 34
B40GNDGround
B41BRSVBused Reserved (don"t use)
B42GNDGround
B43USRUser Defined
B44USRUser Defined
B45USRUser Defined
B46USRUser Defined
B47USRUser Defined
C1TRST#Test Logic Reset
C2TMSTest Mode Select
C3INTC#Interrupt C
C4V(I/O)+3.3 VDC or +5 VDC
C5RSTReset
C63.3V+3.3 VDC
C7AD(28)Address/Data 28
C8V(I/O)+3.3 VDC or +5 VDC
C9AD(23)Address/Data 23
C103.3V+3.3 VDC
C11AD(16)Address/Data 16
C12KEYKeyed (no pin)
C13KEYKeyed (no pin)
C14KEYKeyed (no pin)
C15IRDY#Initiator Ready
C16V(I/O)+3.3 VDC or +5 VDC
C17SBO#Snoop Backoff
C183.3V+3.3 VDC
C19AD(14)Address/Data 14
C20V(I/O)+3.3 VDC or +5 VDC
C21AD(8)Address/Data 8)
C223.3V+3.3 VDC
C23AD(3)Address/Data 3)
C24V(I/O)+3.3 VDC or +5 VDC
C25BRSVBused Reserved (don"t use)
C26REQ1#Request PCI transfer
C27SYSEN#
C28GNT3#Grant
C29C/BE(7)Command: Byte Enable
C30V(I/O)+3.3 VDC or +5 VDC
C31AD(61)Address/Data 61
C32V(I/O)+3.3 VDC or +5 VDC
C33AD(54)Address/Data 54
C34V(I/O)+3.3 VDC or +5 VDC
C35AD(47)Address/Data 47
C36V(I/O)+3.3 VDC or +5 VDC
C37AD(40)Address/Data 40
C38V(I/O)+3.3 VDC or +5 VDC
C39AD(33)Address/Data 33
C40FAL#Power Supply Status FAL (CompactPCI specific)
C41DEG#Power Supply Status DEG (CompactPCI specific)
C42PRST#Push Button Reset (CompactPCI specific)
C43USRUser Defined
C44USRUser Defined
C45USRUser Defined
C46USRUser Defined
C47USRUser Defined
D1+12V+12 VDC
D2TDOTest Data Output
D35V+5 VDC
D4INTP
D5GNDGround
D6CLK
D7GNDGround
D8AD(25)Address/Data 25
D9GNDGround
D10AD(20)Address/Data 20
D11GNDGround
D12KEYKeyed (no pin)
D13KEYKeyed (no pin)
D14KEYKeyed (no pin)
D15GNDGround
D16STOP#Stop transfer cycle
D17GNDGround
D18PARParity for AD0-31 & C/BE0-3
D19GNDGround
D20AD(11)Address/Data 11
D21M66EN
D22AD(6)Address/Data 6)
D235V+5 VDC
D24AD(0)Address/Data 0)
D253.3V+3.3 VDC
D26GNT1#Grant
D27GNT2#Grant
D28REQ4#Request PCI transfer
D29GNDGround
D30C/BE(4)#Command: Byte Enable
D31GNDGround
D32AD(58)Address/Data 58
D33GNDGround
D34AD(51)Address/Data 51
D35GNDGround
D36AD(44)Address/Data 44
D37GNDGround
D38AD(37)Address/Data 37
D39GNDGround
D40REQ5#Request PCI transfer
D41GNDGround
D42REQ6#Request PCI transfer
D43USRUser Defined
D44USRUser Defined
D45USRUser Defined
D46USRUser Defined
D47USRUser Defined
E15V+5 VDC
E2TDITest Data Input
E3INTD#Interrupt D
E4INTS
E5GNT#Grant
E6AD(31)Address/Data 31
E7AD(27)Address/Data 27
E8AD(24)Address/Data 24
E9AD(22)Address/Data 22
E10AD(19)Address/Data 19
E11C/BE(2)#Command: Byte Enable
E12KEYKeyed (no pin)
E13KEYKeyed (no pin)
E14KEYKeyed (no pin)
E15TRDY#Target Ready
E16LOCK#Lock resource
E17PERR#Parity Error
E18C/BE(1)#Command: Byte Enable
E19AD(13)Address/Data 13
E20AD(10)Address/Data 10
E21C/BE(0)#Command: Byte Enable
E22AD(5)Address/Data 5)
E23AD(2)Address/Data 2)
E24ACK64#
E255V+5 VDC
E26REQ2#Request PCI transfer
E27REQ3#Request PCI transfer
E28GNT4#Grant
E29C/BE(6)#Command: Byte Enable
E30PAR64
E31AD(60)Address/Data 60
E32AD(57)Address/Data 57
E33AD(53)Address/Data 53
E34AD(50)Address/Data 50
E35AD(46)Address/Data 46
E36AD(43)Address/Data 43
E37AD(39)Address/Data 39
E38AD(36)Address/Data 36
E39AD(32)Address/Data 32
E40GNT5#Grant
E41BRSVBused Reserved (don"t use)
E42GNT6#Grant
E43USRUser Defined
E44USRUser Defined
E45USRUser Defined
E46USRUser Defined
E47USRUser Defined
F1GNDGround
F2GNDGround
F3GNDGround
F4GNDGround
F5GNDGround
F6GNDGround
F7GNDGround
F8GNDGround
F9GNDGround
F10GNDGround
F11GNDGround
F12KEYKeyed (no pin)
F13KEYKeyed (no pin)
F14KEYKeyed (no pin)
F15GNDGround
F16GNDGround
F17GNDGround
F18GNDGround
F19GNDGround
F20GNDGround
F21GNDGround
F22GNDGround
F23GNDGround
F24GNDGround
F25GNDGround
F26GNDGround
F27GNDGround
F28GNDGround
F29GNDGround
F30GNDGround
F31GNDGround
F32GNDGround
F33GNDGround
F34GNDGround
F35GNDGround
F36GNDGround
F37GNDGround
F38GNDGround
F39GNDGround
F40GNDGround
F41GNDGround
F42GNDGround
F43GNDGround
F44GNDGround
F45GNDGround
F46GNDGround
F47GNDGround

Signal Descriptions:

PRST

Push Button Reset.

DEG

Power Supply Status DEG

FAL

Power Supply Status FAL

SYSEN

System Slot Identification

The following signals must be terminated:

  • AD0-31
  • C/BE0#-C/BE3#
  • PAR
  • FRAME#
  • IRDY#
  • TRDY#
  • STOP#
  • LOCK#
  • IDSEL
  • DEVSEL#
  • PERR#
  • SERR#
  • RST#

The following signals must be terminated if used:

  • INTA#
  • INTB#
  • INTC#
  • INTD#
  • SB0#
  • SDOBE
  • AD32-AD63
  • C/BE4#-C/BE7#
  • REQ64#
  • ACK64#
  • PAR64#

The following signals do no require a stub termination:

  • CLK
  • REQ#
  • GNT#
  • TDI#
  • TDO
  • TCK
  • TMS
  • TRST#

The System Slot board must pullup the following signals (even if not used):

  • REQ64#
  • ACK64#

For a copy of the full CompactPCI standard, contact:

PCI Industrial Computer Manufacturers Group (PICMG)
c/o Roger Communications
301 Edgewater place
Suite 220
Wakewater
MA01880
Phone: 1-617-224-1100
Fax: 1-617-224-1239


This information should be correct, but may be not. Please, help us to improve this document!
Is this document CORRECT or INCORRECT? Your opinion will be used to establish document status (showed at the bottom).
Pinouts.ru > Buses and slots connectors pinouts >  Pinout of CompactPCI bus and layout of 7x47 pin (IEC917 and IEC1076-4-101) connector
Document status: unknown
Source(s) of this and additional information: CompactPCI specifications v1.0 at CompactPCI description, "Inside the PCI Local Bus" by Guy W. Kendall, "The Indispensible PC Hardware Book" by Hans-Peter Messmer, from Hardware Book 0 reports
Last updated at Sat Jun 25 2005. Submit additions or corrections for this document. Is this document correct or incorrect? What is your opinion?
[Discuss at the forum] [Back to index] [SUBMIT new pinout]
This page contain parts under Copyright © 2000-2007 by pinouts.ru team.
No any portion of this webpage may be reproduced in any form without visible direct link to this page provided. Webmaster permission required in any other cases.
Efforts have been made to ensure this page is correct, but it is the responsibility of the user to verify the data is correct for their application.
16077 hits since March 4, 2005