Hardware pinouts information and cables schemes

Miniature Card pinout

memory connector

bookmark this page

Developed by Intel. Miniature Card is a memory-only expansion card.

UNKNOWN connector
at the device


Pin Name Description Dir
1A18Address Bus<--
2A16Address Bus<--
3A14Address Bus<--
4VccrVoltage Refresh<--
5CEH#Card Enable High Byte<--
6A11Address Bus<--
7A9Address Bus<--
8A8Address Bus<--
9A6Address Bus<--
10A5Address Bus<--
11A3Address Bus<--
12A2Address Bus<--
13A0Address Bus<--
14RAS#Row Address Strobe<--
15A24Address Bus<--
16A23Address Bus<--
17A22Address Bus<--
18OE#Output Enable<--
19D15Data Bus<->
20D13Data Bus<->
21D12Data Bus<->
22D10Data Bus<->
23D9Data Bus<->
24D0Data Bus<->
25D2Data Bus<->
26D4Data Bus<->
27RFUReserved for future use 
28D7Data Bus<->
29SDASerial Data and Address<->
30SCLSerial Clock<--
31A19Address Bus<--
32A17Address Bus<--
33A15Address Bus<--
34A13Address Bus<--
35A12Address Bus<--
36RESET#Reset<--
37A10Address Bus<--
38VS1#Voltage Sense 1-->
39A7Address Bus<--
40BS8#Bus Size 8<--
41A4Address Bus<--
42CEL#Card Enable Low Byte<--
43A1Address Bus<--
44CASL#Column Address Strobe Low Byte<--
45CASH#Column Address Strobe High Byte<--
46CD#Card Detect-->
47A21Address Bus<--
48BUSY#Ready/Busy-->
49WE#Write Enable<--
50D14Data Bus<->
51RFUReserved for future use 
52D11Data Bus<->
53VS2#Voltage Sense 2-->
54D8Data Bus<->
55D1Data Bus<->
56D3Data Bus<->
57D5Data Bus<->
58D6Data Bus<->
59RFUReserved for future use 
60A20Address Bus<--

The following three is separate:

Name Description Dir
GNDGround 
VCCPower 
CINS#Card Insertion-->

This section is currently based solely on the Miniature Card specification v1.1.

Signal Descriptions:

A0-A24

Address A0 to A24 are the address bus lines that can address up to 32 Mwords (64 MBytes). The Miniature Card specification does not require the Miniature Card to decode the upper address lines. A 2 Mbyte Miniature Card that does not decode the upper address lines would repeat its address space every 2 Mbytes. Address 0h would access the same physical location as 200000h, 400000h, 600000h, etc.

D0-D15

Data lines D0 through D15 constitute the data bus. The data bus is composed of two bytes, the low byte D[7:0] and the high byte D[15:8].

OE#

OE# indicates that the current bus cycle is a read cycle.

WE#

WE# indicates that the current bus cycle is a write cycle.

VS1#

Voltage Sense 1 signal. The card grounds this signal to indicate it can operate at 3.3 Volts. This signal must either be connected to card GND or left open.

VS2#

Voltage Sense 2 signal. The card grounds this signal to indicate it can operate at x.x Volts (the value to be determined at a later date). This signal must either be connected to card GND or left open.

CEL#

CEL# enables the low byte of the data bus (D[7:0]) on the card. This signal is not used in DRAM cards.

CEH#

CEH# enables the high byte of the data bus (D[15:8]) on the card. This signal is not used in DRAM cards.

RAS#

RAS# strobes in the row address for DRAM cards.

CASL#

CASL# strobes in the low byte column address for DRAM cards.

CASH#

CASH# strobes in the high byte column address for DRAM cards.

RESET#

RESET# controls card initialization. When RESET# transitions from a low state to a high state, the Miniature Card must reset to a predetermined state.

BUSY#

BUSY# is a signal generated by the card to indicate the status of operations within the Miniature Card. When BUSY# is high, the Miniature Card is ready to accept the next command from the host. When BUSY# is low, the Miniature Card is busy and unable to accept some data operations from the host. For example, in Flash Miniature Cards the BUSY# signal is tied to the components RY/BY# signal. However, ROM Miniature Cards would always drive BUSY# high since the host will always be able to read from a ROM Miniature Card.

Vccr

Vccr provides a low current (refresh) voltage supply. Vccr is a feature used by DRAM Miniature Cards to "self-refresh" during "sleep" mode.

SDA

I2C: Serial Data/Address.

SCL

I2C: Serial Clock are used to read the attribute information structure (AIS) from the serial EEPROM in a DRAM card.

CD#

CD# is a grounded interface signal. After a Miniature Card has been inserted, CD# will be forced low. The card detect signal is located in the center of the second row of interface signals, and should be one of the last interface signals to connect to the host. Do not confuse CD# with CINS#. CINS# is an early card detect that is one of the first signals to connect to the host.

BS8#

BS8# is a signal driven by the host to indicate if the data bus is x8 or x16. An 8-bit host must drive BS8# low and tie the high byte data bus D[15:8] to the low byte data bus D[7:0]. A 16-bit host must drive this signal high.

GND

Ground

Vcc

Vcc is used to supply power to the card.

CINS#

CINS# is a grounded signal on the front of the Miniature Card that can be used for early detection of a card insertion. CINS# makes contact on the host when the front of the card is inserted into the socket, before the interface signals connect.

Note: Direction is card relative device.


This information should be correct, but may be not. Please, help us to improve this document!
Is this document CORRECT or INCORRECT? Your opinion will be used to establish document status (showed at the bottom).
UNKNOWN connector
at the card
Pinouts.ru > Memory slots and cards connectors pinouts >  Pinout of Miniature Card and layout of connector
Document status: unknown
Source(s) of this and additional information: Minicature Card v1.1 spec at Miniature Card Implementers Forum"s homepage, from Hardware Book, Minicature Card v1.1 spec at Miniature Card Implementers Forum"s homepage 0 reports
Last updated at Sat Jun 25 2005. Submit additions or corrections for this document. Is this document correct or incorrect? What is your opinion?
[Discuss at the forum] [Back to index] [SUBMIT new pinout]
This page contain parts under Copyright © 2000-2007 by pinouts.ru team.
No any portion of this webpage may be reproduced in any form without visible direct link to this page provided. Webmaster permission required in any other cases.
Efforts have been made to ensure this page is correct, but it is the responsibility of the user to verify the data is correct for their application.
10466 hits since March 4, 2005