JTAG Header for FPGA/CPLD Applications (Comcom Electronics Standard) pinout

connector wiring scheme

Pin	Name	Description
1	TCK	Test Clock
2	GND	Ground
3	TDI	Test Data Input
4	GND	Ground
5	TDO	Test Data Output
6	VCC	Power Supply
7	TMS	Test Mode Select
8	TRS	Test Reset

This information should be correct, but may be not. Please, help us to improve this document!
Is this document CORRECT or INCORRECT? Your opinion will be used to establish document status (showed at the bottom).

Pinouts.ru > Some peripheral devices pinouts > Pinout of JTAG Header for FPGA/CPLD Applications (Comcom Electronics Standard) and layout of connector	Document status:	correct
Source(s) of this and additional information: www.comcom.ru and Sandy	2 reports
Last updated at Mon May 29 2006. Submit additions or corrections for this document.	Is this document correct or incorrect? What is your opinion?

[Discuss at the forum] [Back to index] [SUBMIT new pinout]

This page contain parts under Copyright © 2000-2007 by pinouts.ru team.
No any portion of this webpage may be reproduced in any form without visible direct link to this page provided. Webmaster permission required in any other cases.
Efforts have been made to ensure this page is correct, but it is the responsibility of the user to verify the data is correct for their application.
11154 hits since March 4, 2005